Search results

  • CSV Spreadsheet
  • RSS Feed
(1 - 6 of 6)
Best Practices for Building Hardware Designs for Living Computational Science Applications
Bridging the gap between heterogeneous computing and next generation memory architecture using high level synthesis
Design and validation of a scalable digital wireless channel emulator using an FPGA computing cluster
Memory Efficiency Implications on Sparse Matrix Operations
Productively scaling hardware designs over increasing resources using a systematic design analysis approach
PyDac: a distributed runtime system and programming model for a heterogeneous many-core architecture